Saturday, September 12, 2020

PLC cyclic timer on/off ladder diagram instruction

Cyclic timer Tmeander ladder diagram instruction create a clock output with a preset period, whenever its input changes from low to high. This instruction is active only the high duration of the input.

Cyclic timer instruction symbol

Its timing diagram is shown below.

PLC cyclic timer ladder diagram instruction
Cyclic timer ladder diagram instruction timing diagram

Its period is set in the property.

PLC cyclic timer ladder diagram instruction
Its name and period could be set in the instruction's property

I use a simple example to create a high-low pulse during the input high time duration.



PLC cyclic timer ladder diagram instruction
In this example there's no MCU selected. The PLC cycle time is 10 mS.

Click here to download this ladder diagram example.


No comments:

Post a Comment

Labels

ADC (10) Analog (14) Arduino (12) Atmega16 (19) Audio (2) AVR (20) Charger (1) Cortex-M0 (1) Counter (10) CPLD (25) Digital I/O (22) Display (34) EEPROM (2) Environment Sensor (1) esp8266 (2) Experiment Board (10) I2C (4) Interrupt (7) LCD (1) LDmicro (29) measurement and instrumentation (7) Microchip Studio (3) MikroC (1) One-Shot (3) OpAmp (1) PCB (31) PIC16 Microcontrollers (16) PIC16F877A (2) PIC16F887 MikroC (22) PLC (35) PWM (11) Regulator (1) RTC (2) Sensor (8) Shift Registers (5) SPI (5) Timer (34) UART (2) ultra-sonic sensor (1) USB (1) VHDL (21) xc8 (1) XC95108 (9) XC9536 (15) XC9572 (1) Xilinx (23) Xilinx ISE (22)